The design of integrated fault detector for on-line testing of linear analog systems is discussed in this paper. The 
INTRODUCTION
A novel fault detection methodology based on the use of analytical rather than physical redundancy has emerged and is increasingly discussed. For this purpose, the inherent redundancies contained in the static and dynamic relationships among the system input and measured signals are exploited.
In other words, a mathematical model of the system or a part of it is used. In this paper, the problem of concurrent model-based fault detection is discussed for linear analog systems. The basic principle of concurrent testing techniques consists in exploiting the mathematical knowledge available on the monitored system to generate a fault indicating signal (called residual). The residual express the difference between the signals coming from the actual system and the information provided by the system nominal model in the normal operation. When the mathematical model is an accurate representation of the nominal system behavior, the residual characterizes the system operating mode: close to zero in normal operation, different from zero if there is a mismatch. The goal is to detect the faults of interest and their causes early enough so that a failing of the *e-mail: Emmanuel.Simeu@imag.fr 59 overall system can be avoided. Residual is generated on-line by means of dedicated additional hardware into the system data flow graph.
The idea of designing additional hardware for error detection and fault tolerance was applied to FFT networks by Jou and Abraham in [1] . More recently in [2] , Chatterjee used the checksum codes proposed in [1] to develop a concurrent error detection method usable for linear analog and switched-capacitor state variable systems. In contrast to the previous works using algorithm-based fault tolerance [4, 5] the error detection process is directly hard-wired into the system using additional detection circuitry. The method proposed in [2] is applicable only to state variable systems.
Such systems consist of a serial interconnection of integrators and summers (realized with op-amps). The From a netlist description, the following dependency relations hold for each circuit element:
Resistor defines a topology equation and adds its current to the nodes it is connected to. nullified and the fault matrix can then be subtracted from the nominal matrix to obtain the difference matrix. This gives the linear approximation for the difference variables for each element.
DESIGN OF ON-LINE DETECTION CIRCUIT
The extended state space model derived in the previous section for linear analog circuits is used in this section to design an optimal error detection circuit. The detection circuitry is built using the dead-beat observer principle. The observer is combined so that its output is zero under nominal conditions and non-zero in faulty conditions.
Dead-beat Observer Principle
It is assumed that the circuit model can be described with Eqs. (1) (1) y( The algorithm of Figure 5 summarizes the residual generation process. Since Obl is not a full line-rank matrix, the subspace Ps orthogonal to Obl and defined by Eq. (26) Frequency in rad/sec FIGURE 9 Second residue under faulty conditions. 
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